Docket No.: 4640P006

OCT 0 6 2005

## THE UNITED STATES PATENT AND TRADEMARK OFFICE

In Ke the Application of:

YERVANT ZORIAN

Application No.: 10/083,241

Filed: February 25, 2002

For: Apparatus and Method to Generate a

Repair Signature

Art Group: 2133

Examiner: Ton, David

## INFORMATION DISCLOSURE STATEMENT UNDER 37 C.F.R. §1.97

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

In accordance with the duty of disclosure, enclosed is a copy of IDS Citation Form PTO/SB/08 or PTO-1449, together with copies of the documents cited on that form, except for copies not required to be submitted (e.g., copies of U.S. patents and U.S. published patent applications need not be enclosed). This IDS and IDS Citation Form are being submitted concurrently with the Request for Continued Examination. It is respectfully requested that the cited references be considered and that the enclosed copy of PTO/SB/08 be initialed by the Examiner to indicate such consideration and a copy thereof returned to applicant(s).

-1-

4640P006

The submission of this Information Disclosure Statement is not to be construed as a representation that a search has been made in the subject application and is not to be construed as an admission that the information cited in this statement is material to patentability.

Please charge any fees due to Deposit Account 02-2666. A duplicate copy of the Fee Transmittal (PTO/SB/17) is enclosed for this purpose.

Respectfully submitted,

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP

Date: 10-3-65

Thomas S. Ferrill, Reg. No. 42,532

12400 Wilshire Boulevard, 7th Floor Los Angeles, CA 90025 Telephone: (408) 720-8300

I hereby certify that this correspondence is being deposited with the United States Postal Service on the date shown below with sufficient postage as first class mail in an envelope addressed to: Mail Stop RCE, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

Deborah A. McGovern

10-03-0.

Date

Substitute for form 1449A/PTO

## INFORMATION DISCESSURE STATEMENT BY APPLICA

(use as many sheets as necessary)

2 **Sheet** 1 of

Complete if Known			
Application Number	10/083,241		
Filing Date	February 25, 2002		
First Named Inventor	Yervant Zorian		
Art Unit	2133		
Examiner Name	Ton, David		
Attorney Docket Number	4640P006		

			U.S. PATE	NT DOCUMENTS	
Examiner Initials*	Cite No.'	Document Number  Number - Kind Code² (if known)	Publication Date or Issue Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
		US-6,181,614	01-30-2001	Aipperspach et al.	
		US-6,304,989	10-16-2001	Kraus et al.	
		US-6,408,401	06-18-2002	Bhavsar et al.	
		US-6,067,262	05-23-2000	Irrinki et al.	
		US-5,583,463	12-10-1996	Merritt	
		US-5,608,678	03-04-1997	Lysinger	
		US-6,396,760	05-28-2002	Behera et al.	
		US-6,519,202	02-11-2003	Shubat et al.	
		US-6,795,942	09-21-2004	Schwarz et al.	
		US-6,691,252	02-10-2004	Hughes et al.	
		US-6,574,757	06-03-2003	Park et al.	
		US-			

FOREIGN PATENT DOCUMENTS					
Cite	Foreign Patent Document		Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	-•
No.1	Country Code <sup>1</sup> - Number <sup>4</sup> - Kind Code <sup>2</sup> (if known)	Publication Date MM-DD-YYYY			די 
					_
					_
					_
					_
	Cite No.¹	Cite Foreign Patent Document	Cite No.¹  Foreign Patent Document  Country Code¹ - Number¹ - Kind Code³ (if known)  Publication Date MM-DD-YYYY	Cite No.¹  Foreign Patent Document  Publication Date MM-DD-YYYY  Applicant of Cited Document  Name of Patentee or Applicant of Cited Document	Cite No.¹ Foreign Patent Document  Country Code¹ - Number¹ - Kind Code¹ (if known)  Publication Date Name of Patentee or Applicant of Cited Document  Publication Date Name of Patentee or Applicant of Cited Document  Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear

Examiner	- · · · · · · · · · · · · · · · · · · ·	Date	
Signature		Considered	

<sup>\*</sup>Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication.

<sup>&#</sup>x27;Applicant's unique citation designation number (optional). 'See Kinds Codes of USPTO Patent Documents at www.uspto.gov or MPEP 901.04. 'Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). 'For Japanese patent documents, the indication of the year of reign of the Emperor must precede the serial number of the patent document. 'Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. 'Applicant is to place a check mark here if English language Translation is attached.

OCT 0 6 2005

2

Sheet

## INFORMATION DISCLOSURE STATEMENT BY APPLICANT Application Number Filing Date First Named Invento Art Unit

of

2

Complete if Known		
Application Number	10/083,241	
Filing Date	February 25, 2002	
First Named Inventor	Yervant Zorian	
Art Unit	2133	
Examiner Name	Ton, David	
Attorney Docket Number	4640P006	

NON PATENT LITERATURE DOCUMENTS				
Examiner Initials*	Cite No.¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T²	
		TSIN-YUANCHANG et al., "Tutorial 2: SoC Testing and P1500 Standard", Asian Test Symposium 2000: 492		
		ERIK JAN MARINISSEN et al., "Wrapper Design for Embedded Core Test", ITC 2000: 911-920.		
		ALFREDO BENSO et al., "HD-BIST: A Hierarchical Framework for BIST Scheduling and Diagnosis in SOCS", ITC 1999: 1038-1044		
		D. GIZOPOULOS et al, "Low Power/Energy BIST Scheme for Datapaths", VTS 2000: pp. 6 total.		
		V.A. VARDANIAN et al., "A March-based Fault Location Algorithm for Static Random Access Memories", MDTD 2002: 256-261 July 10-12, 2002		
		ALFREDO BENSO et al., "HD2BIST: a Hierarchical Framework for BIST Scheduling, Data patterns delivering and diagnosis in SoCs", ITC 2000: pp. 10 total.		
		YERVANT ZORIAN et al., "Embedded-Memory Test and Repair: Infrastructure IP for SoC Yield", IEEE CS and IEEE CASS May-June 2003: 58-66		
		YERVANT ZORIAN et al., "Embedding Infrastructure IP for SoC Yield Improvement", June 2002, pp. 709-712.		
		PRAVEEN PARVATHALA et al., "FRITS-A Microprocessor Functional BIST Method", March 2002, pp. 590-598		
			•	

Examiner	Date
Signature	Considered

<sup>\*</sup>Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication.

<sup>&#</sup>x27;Applicant's unique citation designation number. 'Applicant is to place a check mark here if English language Translation is attached.